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Abstract
In this paper, the dual band low noise amplifier is designed in 0.18-μm CMOS technology. By combining the proposed
switchable load inductor for gain controlling and the conventional inductive source degeneration topology, narrow band
gain and good impedance matching are achieved at 2.3/3.3-GHz frequency bands. The new mathematical analysis of low
noise amplifier design is derived to define the component parameters of the proposed circuits. The proposed low noise
amplifier exhibits gain of 17.18 dB and 15.5 dB, and noise figure of 2.67 dB and 2.52 dB at the two frequency bands,
respectively.

Abstrak
Penguat Derau Rendah Pita Ganda 2,3/3,3-GHz dengan Menggunakan Induktor Beban yang dapat Dialihkan di
dalam Teknologi CMOS 0,18-m. Pada paper ini, dual band low noise amplifier didesain menggunakan teknologi
CMOS 0.18-μm. Dengan mengkombinasikan usulan switchable load inductor sebagai pengendali gain dan topologi
konvensional inductive source degeneration, gain dengan lebar yang sempit dan kesesuaian impedansi yang baik dapat
dicapai pada frekuensi 2.3/3.3-GHz. Analisa matematika rangkaian yang baru pada desain rangkaian low noise amplifier
telah dijabarkan untuk menentukan parameter-paramter komponen rangkaian yang diusulkan. Low noise amplifier yang
didesain menghasilkan gain sebesar 17.18 dB dan 15.5 dB, serta noise figure sebesar 2.67 dB dan 2.52 dB pada dua pita
frekuensi, secara berurutan.
Keywords: dual band LNA, switchable load inductor, inductive source degeneration, 0.18-μm CMOS Technology

1. Introduction
Nowadays, the Internet of Things (IoT) changes the
paradigm about the technology interaction in daily life.
Many applications such as smart city concept, home
automation, and health monitoring based on IoT have
been viral in recent years [1]. The utilization of IoT
platforms are able to reduce operation cost and
dependence on human intervention. However, the technology interaction based on IoT is not suitable if applied
in wired communication. Many studies have attempted to
develop these systems by using short range and long
range wireless communications. Therefore, the rapid
development in the field of IoT is not regardless of the
rapid progress in the broadband wireless communication
as its key technology.
The broadband wireless communication system is
expected to provide flexible delivery data over multiple
platform technologies [2]. Hence, wideband or multi band
December 2018 | Vol. 22 | No. 3159

transceivers become more familiar in the wireless
communication fields [3]. The multiband approach
decreases the power consumption than the single band
scheme, significantly. However, it needs a reliable block
circuits. One of the most important block circuits in the
wireless transceiver system is low noise amplifier (LNA).
As a part of the front-end receiver, a powerful LNA
circuits can produce good input matching, low noise
figure and sufficient small-signal gain with high linearity
[4]. This is a big challenge for microwave researchers,
because those performances are trade-offs, especially for
LNA operated in multi band frequency.
In this work, a single narrow band low noise amplifier
(LNA) topology is adopted to design dual band LNA. The
wide-band LNA is promising, however the topology is
vulnerable to interferences from undesired applications
due to its limited linearity [5] and noise performance [6].
Though the LNA topology using two narrow bands in
parallel [7] has good performance at either frequency
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VDD

band, it dissipates high power and requires a large chip
size [8]. The other approaches adopting two difference
input circuits [9] or a concurrent dual-band matching
circuit [10] are compact and consume smaller power than
the conventional design. However, they still occupy a large
chip area due to the necessity of more inductors in the
circuits.
To control the peak gain of dual band LNA (DB-LNA),
a new switchable load inductor (SLI) is proposed. The
conventional inductive source degeneration is adopted as
a basic structure to realize good impedance matching in
narrow band applications. The new mathematical
analysis for LNA design procedures is derived to
determine the optimum circuit parameters.
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This paper is organized as follows. In Section II, we will
brief discuss the detailed design of the proposed LNA.
The simulation results and performance comparison with
recently published works are shown in Section III.
Conclusions are given in Section IV.

2. Methods
LNA Topology and Circuit Design.
The proposed DB-LNA schematic is illustrated in Fig. 1,
where two parallel transistors are designed for dual band
frequencies, 2.3-GHz and 3.3-GHz. Turning on the
switch (Sw) increases the size of the common-source
transistor (M1 and M2). This operation will move the
resonance frequency from the higher band (3.3 GHz) to
the lower band (2.3 GHz). The optimized size of the M1
and M2 can be determined as follows [11]:
𝑊𝑜𝑝𝑡 =

3
2𝜔0 𝐿𝐶𝑜𝑥 𝑅𝑠 𝑄𝐿,𝑂𝑃𝑇

(1)

in which, QL,opt of the input LNA is around 4.5 (i.e.,
average of 3.5 and 5.5) [12]. In our design, the optimum
current-source transistor size for 3.3 GHz and 2.3 GHz
are 204 μm and 290 μm, respectively. Since the lowfrequency band mode (2.3 GHz) is obtained by parallel
connecting of two common-source transistors (M1 and
M2), the Wopt of M2 can be calculated by subtracting 204
μm from 290 μm.
According to the Fig. 1, the input impedance Zin of the
proposed DB-LNA is given by
1
𝑔𝑚1
+(
)𝐿
(2)
𝑠𝐶𝑔𝑠1
𝐶𝑔𝑠1 𝑠
Where gm1 and Cgs1 is the transconductance and the
gate-source capacitance of transistor M1. The sourcedegenerative inductance of LS can be determined by the
following equation:
𝑍𝑖𝑛 = 𝑠(𝐿𝑠 + 𝐿𝑔 ) +

𝑅𝑠 = (

𝑔𝑚1
) 𝐿 = 50 Ω
𝐶𝑔𝑠1 𝑠
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1

V Bias

Figure 1. Complete Schematic of the Proposed LNA

Based on (2), the input return loss S11 of the DB-LNA can
be expressed as,

𝑆11 =

𝑍𝑖𝑛 − 𝑅𝑠
𝑍𝑖𝑛 + 𝑅𝑠

1
𝑠𝐶𝑔𝑠1
=
𝑔 𝐿
1
𝑠(𝐿𝑔 + 𝐿𝑆 ) + 2. 𝑚1 𝑠 +
𝐶𝑔𝑠1
𝑠𝐶𝑔𝑠1
𝑠(𝐿𝑔 + 𝐿𝑆 ) +

1
𝐶𝑔𝑠1 (𝐿𝑔 + 𝐿𝑆 )
=
𝑔𝑚1 𝐿𝑠
1
𝑠 2 + 2.
.𝑠 +
𝐶𝑔𝑠1 (𝐿𝑔 + 𝐿𝑆 )
𝐶𝑔𝑠1 (𝐿𝑔 + 𝐿𝑆 )
𝑠2 +

=

𝑠 2 + 𝜔𝑜 2
𝑠 2 + 𝜉𝑠 + 𝜔𝑜 2

(4)

The small signal model of the input stage of the proposed
DB-LNA is depicted in Fig. 2(a). The switch (Sw) in Fig.
1 is represented by the transmission gate. When the
transmission gate is switched on, the resonant frequency
will be shifted to a lower band due to the increase of gateto-source capacitance. In this work, we assume that the
on-resistance of the transmission gate can be neglected.
As described previously, the input resistance of the
inductive
source
degeneration
topology
is
⁄
(𝑔𝑚 𝐶𝑔𝑠 )𝐿𝑠 = (𝑔𝑚1 /𝐶𝑔𝑠1 )𝐿𝑠 for the switch-off case as
shown in Fig. 2(b). For the switch-on case as shown in
Fig.
2(c),
the
input
resistance
becomes
[(𝑔𝑚1 + 𝑔𝑚2 )⁄(𝐶𝑔𝑠1 + 𝐶𝑔𝑠2 )]𝐿𝑠 = 50 ohm. Where
December 2018 | Vol. 22 | No.3
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𝑔𝑚 = (𝑔𝑚1 + 𝑔𝑚2 ) is the equivalent transconductance
and 𝐶𝑔𝑠 = (𝐶𝑔𝑠1 + 𝐶𝑔𝑠2 ) is the equivalent gate-to-source
capacitance of the two parallel-connected transistors. The
condition 𝜔𝑅𝑜𝑛 𝐶𝑔𝑠2 ≪ 1 is required such that the
transmission gate’s on-resistance has insignificant effect
on the analysis. Hence, the following analysis holds for
both 2.3 and 3.3 GHz bands.
The switchable load inductor (SLI) configuration is
proposed to control the peak gain of the proposed LNA
as depicted in dashed-line rectangle on Fig. 1. For the
low-frequency band mode, the ̅𝑆̅̅𝑤̅ is switched-off, hence
the peak gain will be only determined by on-chip
inductor (Ld). Otherwise, the peak gain for the highfrequency band mode is determined by the bondwire
inductor (Lbw) in series connection with the on-board
inductor (Lob), as well as in parallel connection with Ld.
In this proposed configuration, the on-resistance of ̅𝑆̅̅𝑤̅
contributes a parasitic resistance that will degrade the Qfactor of Lbw in series connection with Lob. Hence, in the
switch-on case, the Q-factor of the series connection
inductor is similar to the Q-factor of Ld. Therefore, the
signals will pass through the parallel inductor connection.

Vb1

Lg

For analyzing the gain performance of the proposed LNA,
we start to analysis the common gate (M11) transistor first.
The small signal model of the M11 is shown in Fig. 4(a).
By KCL and KVL,
𝑔𝑑𝑠2
[

−1

=[

𝑔𝑚2 + 𝑔𝑑𝑠2
+1
𝐶𝑔𝑠2 𝑠
𝑉
[ 0]
𝑖1
𝐿𝑑 𝑠 + 𝑟𝐿𝑑
1 + (𝐿𝑑 𝑠 + 𝑟𝐿𝑑 )𝐶𝐿 𝑠]

1
𝐿𝑑 𝑠 + 𝑟𝐿𝑑
]𝑖
1 + (𝐿𝑑 𝑠 + 𝑟𝐿𝑑 )𝐶𝐿 𝑠

(5)

where rLd is parasitic resistance of Ld. Then, the transfer
function of V0 respect to i, can be expressed easily.

SW

Zin

According to the reason, the on-chip inductor in parallel
connection with the on-board inductor prefers to be
implemented instead of another parallel combination (i.e.
on-chip inductor in parallel with on-chip inductor or onboard inductor in parallel with on-board inductor) to
obtain similar gain performance between both modes of
DB-LNA. To demonstrate the parasitic effects of the Lbw
and the Lob, the equivalent circuit is shown in the Figs.
3(a) and 3(b), respectively.

Vb2

By KCL in Fig 4(b), i2 can be expressed as,

SW

𝑖2 = 𝑔𝑑𝑠1 (−𝑉𝑔𝑠2 − (𝑖 + 𝑉𝑔𝑠1 𝐶𝑔𝑠1 𝑠)(𝐿𝑆 𝑠 + 𝑟𝐿𝑠 ))

rbw

Ls

(6)
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Figure 2. (a) Small Signal Model of the Input Stage of The
Proposed LNA, (b) Switch-off Circuit Model, (c)
Switch-on Circuit Model

Figure 3. (a) Equivalent Circuit for The Bondwire (Lbw), (b)
The On-board Inductor (Lob)

1
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From Fig. 4(b), we notice that
𝑔𝑚1
𝑖2 = 𝑖 − 𝑖𝑖𝑛
𝐶𝑔𝑠1 𝑠

Ld

Cgs2

+

V
- gs2

V0

gm2Vgs2

Therefore,

gds2

𝑖=

CL

i1

𝑖𝑖𝑛 (𝑔𝑚1 − 𝑔𝑑𝑠1 𝐶𝑔𝑠1 (𝐿𝑆 𝑠 + 𝑟𝐿𝑠 )𝑠)
𝐷
[1 + 𝑔𝑑𝑠 ( + (𝐿𝑆 𝑠 + 𝑟𝐿𝑠 ))] 𝐶𝑔𝑠1 𝑠
𝐴

(a)

-Vgs2
Zin

+(𝐿𝑆 𝑠 + 𝑟𝐿𝑠 )(𝑖𝑖𝑛 + 𝑖)

i
iin

V

Cgs1

+

V
- gs1

gm1Vgs1

𝑍𝑖𝑛 =

𝑉
𝑖𝑖𝑛

𝑍𝑖𝑛 = {(𝐿𝑔 𝑠 + 𝑟𝐿𝑔 ) + (𝐿𝑆 𝑠 + 𝑟𝐿𝑠 )} +

+

Figure 4. (a) Common Gate Transistor (M11) Equivalent
Circuit Model, (b) Small Signal of Transistor M1

Where rLS is parasitic resistance of LS. From Fig. 4(a), we
find that 𝑉𝑔𝑠2 = 𝑖1 /(𝐶𝑔𝑠2 𝑠). Therefore,

1
𝐶𝑔𝑠1 𝑠

(𝐿𝑆 𝑠 + 𝑟𝐿𝑠 )(𝑔𝑚1 − 𝑔𝑑𝑠1 (𝐿𝑆 𝑠 + 𝑟𝐿𝑠 )𝐶𝑔𝑠1 𝑠)
𝐷
𝑠𝐶𝑔𝑠1 (1 + 𝑔𝑑𝑠1 ( + (𝐿𝑆 𝑠 + 𝑟𝐿𝑠 )))
𝐴

(b)

𝑖𝐷(𝑠)
𝐴(𝑠)

(13)

where rLg is parasitic resistance of Lg. Finally, the input
impedance of the circuit Zin can be found as follows

i2
gds1

Ls

𝑉𝑔𝑠2 =

(12)

The value of iin can be derived by KVL in Fig. 4(b),
1
𝑉 = 𝑖𝑖𝑛 ((𝐿𝑔 𝑠 + 𝑟𝐿𝑔 ) +
)
𝐶𝑔𝑠1 𝑠

i

Lg

(11)

(14)

Next, we ignore 𝑟𝐿𝑑 , 𝑟𝐿𝑔 and 𝑟𝐿𝑠 because their values are
very small. Let 𝜔0 be the frequency of the peak gain
where 1 − 𝐿𝑑 𝐶𝐿 𝜔0 2 = 0 and for input matching1 −
{(𝐿𝑔 ) + (𝐿𝑆 )}𝐶𝑔𝑠1 𝜔0 2 = 0, thus
𝐷(𝑗𝜔0 )
1
=
𝐴(𝑗𝜔0 ) 𝑗𝜔0 𝐶𝑔𝑠2

(15)

(7)
Then,
𝑍𝑖𝑛 (𝑗𝜔0 )

Let,

=

𝐴(𝑠) = (𝐿𝑑 𝑠 + 𝑟𝐿𝑑 )𝑔𝑑𝑠2 𝐶𝑔𝑠2 𝑠
+(1 + (𝐿𝑑 𝑠 + 𝑟𝐿𝑑 )𝐶𝐿 𝑠)
∗ (𝑔𝑚2 + 𝑔𝑑𝑠2 + 𝐶𝑔𝑠2 𝑠)

(8)

(𝑗𝜔0 𝐿𝑆 ){𝑔𝑚1 − 𝑔𝑑𝑠1 (𝑗𝜔0 𝐿𝑆 )𝐶𝑔𝑠1 . 𝑗𝜔0 }
1
𝑗𝜔0 𝐶𝑔𝑠1 [1 + 𝑔𝑑𝑠1 (
+ 𝑗𝜔0 𝐿𝑆 )]
𝑗𝜔0 𝐶𝑔𝑠2

Next, in order to obtain the real input impedance, 50Ω,
𝐶𝑔𝑠1 𝜔0 2 is replaced by 1⁄(𝐿𝑠 + 𝐿𝑔 ). Therefore, 𝑍𝑖𝑛 at
the operating frequency can be determined as follows,

𝐷(𝑠) = 1 + (𝐿𝑑 𝑠 + 𝑟𝐿𝑑 )𝐶𝐿 𝑠
+(𝐿𝑑 𝑠 + 𝑟𝐿𝑑 )𝑔𝑑𝑠2

𝑍𝑖𝑛 (𝑗𝜔0 )
(9)

Therefore, i2 can be written as,

=

𝐷(𝑠)
𝑖2 = −𝑔𝑑𝑠1 (𝑖 (
+ (𝐿𝑆 𝑠 + 𝑟𝐿𝑠 )))
𝐴(𝑠)
−𝑔𝑑𝑠1 (𝑖𝑖𝑛 (𝐿𝑆 𝑠 + 𝑟𝐿𝑠 ))
Makara J. Technol.

(16)

𝐿𝑠
𝐿𝑆 (𝑔𝑚1 + 𝑔𝑑𝑠1 (
))
𝐿𝑠 + 𝐿𝑔

𝐶𝑔𝑠1 1 − 𝑗𝑔𝑑𝑠1
(10)
1

[

(17)

𝐿𝑠 𝐶𝑔𝑠2
1−
(𝐿𝑔 + 𝐿𝑠 )𝐶𝑔𝑠1
𝜔0 𝐶𝑔𝑠2
(

)]
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At the operating frequency by assuming that 𝑔𝑚 ≫ 𝑔𝑑𝑠1 ,
𝑔𝑑𝑠1 ≪ 1 and 𝐶𝑔𝑠2 ≪ 𝐶𝑔𝑠1 , the real input impedance
(𝑍𝑖𝑛 ) in (18) is similar with the simple expression in (3).
From Fig. 4(b), let 𝑍𝑖𝑛 (𝑗𝜔0 ) be 𝑍0 from (17), 𝑖𝑖𝑛 can be
expressed as,

transistor, source resistance, and source inductor (𝐿𝑆 )
resistance respectively.
Some previous works [13]-[15] have modelled the noise
sources for RF CMOS transistors as:
̅̅̅̅̅
𝑖2 𝑛𝑑 = 4𝑘𝑇𝛾𝑔𝑑0

(23)

𝑖𝑖𝑛
𝑉𝑖𝑛

=
𝑍0 + (𝐿𝑔 +𝐿𝑆 )𝑠 +

1
𝐶𝑔𝑠1 𝑠

+

𝐿𝑠 (𝑔𝑚1 − 𝑔𝑑𝑠1 𝐿𝑠 𝐶𝑔𝑠1 𝑠 2 )
𝐷
𝐶𝑔𝑠1 (1 + 𝑔𝑑𝑠1 { + 𝐿𝑠 𝑠})
𝐴

4𝑘𝑇𝛿𝜔2 𝐶𝑔𝑠 2
5𝑔𝑑0

1
∗
𝐷
([1 + 𝑔𝑑𝑠1 ( + 𝐿𝑆 𝑠)] 𝐶𝑔𝑠1 𝑠)
𝐴
𝑉𝑖𝑛 (𝑔𝑚1 − 𝑔𝑑𝑠1 𝐿𝑆 𝐶𝑔𝑠1 𝑠 2 )

𝐿𝑠 𝑠(𝑔𝑚1 − 𝑔𝑑𝑠1 𝐿𝑠 𝐶𝑔𝑠1 𝑠 2 )
𝑠2
(𝑍0 𝐶𝑔𝑠1 𝑠 + 2 + 1 +
)
𝜔0
𝐷
(1 + 𝑔𝑑𝑠1 ( + 𝐿𝑠 𝑠))
𝐴

(19)

Recall that the noise factor (F) for an amplifier is defined
as the total output noise power divided by the total output
noise due to the input source resistance.
First, the transconductance of the circuit of the input stage
is evaluated to make sure that the output noise of the LNA
is driven by a 50-Ω source.

The overall transconductance becomes,
𝑖
1
=
∗
𝑉𝑖𝑛 [1 + 𝑔 (𝐷 𝐿 𝑠)]
𝑑𝑠1 𝐴 𝑆

𝐺𝑚 = 𝑔𝑚1 𝑄𝑖𝑛

𝑔𝑚1 − 𝑔𝑑𝑠1 𝐶𝑔𝑠1 𝐿𝑆 𝑠 2

=

𝑠2
[ 2 + 𝑍0 𝐶𝑔𝑠1 𝑠 + 1] + 𝐿𝑆 𝑠[𝑔𝑚1 − 𝑔𝑑𝑠1 𝐶𝑔𝑠1 𝐿𝑆 𝑠 2 ]
𝜔0

(20)
=

Finally, from the transfer function equation of V0 respect
to i derived from (5) and (20), the voltage gain (Av) of the
proposed LNA can be simplified as,

𝐶𝑔𝑠1 (𝐿𝑔 + 𝐿𝑆

+ (𝐶𝑔𝑠 𝑅𝑆 + 𝐿𝑆 𝑔𝑚1 )𝑠 + 1

𝜔𝑇
𝜔𝑇
=
𝑗𝜔0 (𝑅𝑆 + 𝜔 𝑇 𝐿𝑆 ) 2𝑗𝜔0 𝑅𝑆

(25)

where 𝑄𝑖𝑛 is effective Q of the amplifier’s input circuit.

𝑆𝑜,𝑖𝑛𝑑 (𝜔0 ) = 4𝑘𝑇𝛾𝑔𝑑0

𝐿𝑠
)
(𝐿𝑠 + 𝐿𝑔 )
=
(21)
𝑔 𝑍
(𝑔𝑑𝑠1 𝐶𝑔𝑠2 𝐿𝑆 𝜔0 2 − 2𝑗𝐶𝑔𝑠2 𝜔0 − 𝑔𝑑𝑠1 ) 𝑑𝑠2 𝑜
(𝐿𝑔 + 𝐿𝑠 )
−𝑗(𝑔𝑚2 + 𝑔𝑑𝑠2 ) (𝑔𝑚1 + 𝑔𝑑𝑠1

Lg

Rs

Furthermore, the mathematical noise analysis of the
proposed LNA is derived. As depicted in Fig. 5, the
equivalent noise model from inductive source
degeneration LNA topology can be written as

rLg

(26)

rg

i2on

i2ng

Cgs

+
-

Vgs

i2nd

gm1Vgs

rnqs
Z0

rss
Ls
rLs

(22)

where 𝑟𝐿𝑔 , 𝑟𝑔 , 𝑟𝑛𝑞𝑠 , 𝑟𝑠𝑠 , 𝑟𝐿𝑠 are gate inductor (𝐿𝑔 )
resistance, gate resistance, non-quasi static effect of the
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𝑔𝑚1
)𝑠 2

From (23), we can derive that the output noise power
spectral density arising from this source is

𝑉0
𝑉𝑖𝑛

𝑔𝑚1 𝐿𝑆
𝑍𝑖𝑛 = 𝑟𝐿𝑔 + 𝑟𝑔 + 𝑟𝑛𝑞𝑠 + 𝑟𝑠𝑠 + 𝑟𝐿𝑠 +
𝐶𝑔𝑠

(24)

In which, 𝑔𝑑0 = (𝑔𝑚 ⁄𝛼) represents the MOSFET output
conductance at zero drain-source bias, for short channel
𝛼 ≤ 1 [15]. 𝛾, 𝛿 are the coefficients of transistor’s
channel noise and gate noise, respectively. Furthermore,
since the proposed LNA works at low frequencies, the
noisy gate current is ignored in this work [13], [16].

Hence, by combining (12) and (18)

𝑖=

̅̅̅̅̅
𝑖2 𝑛𝑔 =

(18)

1

Figure 5. Noise Model of Inductive Source Degeneration
Configuration
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In addition, the output noise power spectral density due
to the input source resistance (So,SR (ω0 )) can be written
by,
𝑆𝑜,𝑆𝑅 (𝜔0 ) = 𝑆𝑆𝑅 (𝜔0 )𝐺𝑚,𝑒𝑓𝑓 2
4𝑘𝑇𝜔 𝑇 2

=

𝜔0 2 𝑅𝑆 (1 +

(27)

𝜔 𝑇 𝐿𝑆 2
)
𝑅𝑆

2.67~2.71 dB and for high-frequency band mode of
2.52~2.54 dB, as illustrated in Fig. 7(c). The input third
intercept points (IIP3), S11, S21, NF and power
consumption are summarized and compared with the
previous published works in Table 1.
A figure of merit (FOM) depicted in Table I is used to
compare between the proposed LNA and recently
published LNAs. This FOM is proposed in [20], i.e.,
𝐺𝑎𝑖𝑛[𝑎𝑏𝑠]
(𝑁𝐹 − 1)[𝑎𝑏𝑠]. 𝑃𝐷𝐶 [𝑚𝑊]

𝐹𝑂𝑀 =
Then, the output noise power spectral density due to
parasitic resistance (𝑆𝑜,𝑟𝑝𝑎𝑟 (𝜔0 ))can be represented by
𝑆𝑜,𝑟𝑝𝑎𝑟 (𝜔0 ) =

4𝑘𝑇(𝑟𝐿𝑔 + 𝑟𝑔 + 𝑟𝑆𝑆 + 𝑟𝐿𝑠 )𝜔 𝑇 2
𝜔0 2 𝑅𝑆 2

𝜔 𝐿 2
(1 + 𝑇 𝑠 )
𝑅𝑆

The chip area is 0.9 mm2 including the pads with a
micrograph shown in the Fig. 8.

(28)
Frequency (GHz)
0
0

𝑟𝐿𝑔 + 𝑟𝑔 + 𝑟𝑆𝑆 + 𝑟𝐿𝑠
𝜔0 2
+ 4𝛾𝑔𝑑0 𝑅𝑆 ( )
𝑅𝑆
𝜔𝑇

(29)

2

3

4

5

6

7

8

-10

Calculation
Simulation

-15
-20
-25

3. Results and Discussion

(a)

As shown in Figs. 6(a) and 6(b), the small difference
between the calculation and simulation is the bandwidth.
In the simulation, the uncountable parasitics of the
inductor decreases the Q [17]. Since the fractional -3 dB
bandwidth of S11 and S21 in inductive source degeneration
topology is inversely proportional to its Q-factor [12],
[18], the bandwidth of the proposed LNA in the
simulation is wider than in the calculation. For the noise
figure analysis verification, we use: 𝛾 = 1.15, 𝛼 = 0.75,
and 𝛿 = 1.33. The contribution of 𝛾 and 𝛿 for 0.18μmCMOS technology have been plotted in previous
work [19] and [14], respectively.
Fig. 7 shows the simulated S11, S21, and NF for both
frequencies. The input return loss (S11) is below -10 dB,
the small signal gain (S21) of 15.5~17.8 dB is obtained as
depicted in Figs. 7(a) and 7(b), respectively. A low noise
figure (NF) is achieved for low-frequency band mode of
1

20

Calculation

15

Simulation

Av (dB)

10
5
0
-5

0

1

2

3
4
5
Frequency (GHz)

6

7

-10

(b)
4
3.5

Noise Figure (dB)

The proposed DB-LNA is designed in 0.18-μm CMOS
technology and simulated by considering all the parasitic
components for an on-board measurement. Fig. 6 shows
the comparison between the calculation and the postlayout simulation results to verify the mathematical
analysis for the input impedance (S11) in (4), the voltage
gain (Av) in (21) and the noise figure (NF) in (29),
respectively. The circuit parameters are: gm1 = 63.1 mS,
gm2 = 63.1 mS, Cgs1 = 170.02 fF, Cgs2 = 93.6 fF, gds1 =
0.002 mS, gds1 = 0.001 mS, LS = 1.3 nH, Lg = 1.3 nH, Ld =
7.4 nH.
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1

-5

S11 (dB)

Hence, the total output noise power density is the sum of
(26), (27) and (28). Therefore, the noise figure of the
proposed LNA can be approximated by:
𝐹 = 1+

(30)

3
2.5
2
Calculation

1.5

Simulation
1
0

1

2

3
4
5
Frequency (GHz)

6

7

(c)
Figure 6. Calculation and Simulation Comparison:(a) Input
Matching (S11), (b) Voltage Gain (Av), (c) Noise
Figure (NF)
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Table 1. Performance Comparison
This Work
Low-freq band High-freq band
2.3
3.3
-32
-16.8
17.8
15.8
2.6
2.5
-13.4
-12.3
-24.2
-23.3
16.3
11.8
0.9
0.9
0.64
0.89

Ref.
Freq (GHz)
S11 (dB)
S21 (dB)
NF (dB)
IIP3 (dBm)
P1dB (dBm)
PDC (mW)
Area (mm2)
FOM

[21]

[22]

[23]

[24]

2.4
-20
13
3.6
-3
7.2
0.56
0.69

0.9
-11
17.5
2.05
-6
21.6
0.77

0.9
-14
17
3.4
-5.1
12.8
0.35
0.54

0.96
-10
13
3.6
-10
-18
0.72
2.6
0.60

Low-freq band
High-freq band

(a)
Figure 8. Chip Layout

4. Conclusion
A 2.3/3.3-GHz dual band LNA is proposed by combining
switchable load inductor for gain controlling and
inductive source degeneration topology. The
mathematical analysis verification for input impedance
(S11), voltage gain (Av) and noise figure (NF) show that
the derived equation agrees well with that obtained from
the simulation. For both of bands, the proposed DB-LNA
can compete with the other published and implemented
DB-LNA based on on-board measurement in terms of
S21, NF, IIP3, and the power consumption.

Low-freq band
High-freq band

(b)

Low-freq band

References

High-freq band

Figure 7. Simulated: (a) Input Matching (S11), (b) Gain
(S21) and (c) Noise Figure (NF)
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